Front View



Rear View



ARM Cortex™-A9 System-on-Module (SoM) Board

- Freescale i.MX6 Ouad-Core or Dual Lite Processor
- 80x67.6 mm Small Form Factor
- Gigabit Ethernet Connectivity
- Cost-Effectiveness
- Function Expandability via a Standard SO-DIMM 204pin Interface
- Cost saving, Development time saving
- Supports Android, Linux





















	1/=	=
		7
Mobile	Divisio	n

	CPU	Freescale iMX6 Quad / Dual Lite*				
	System RAM	1GB/512MB* DDR3				
	HDMI	One (1) mini HDMI				
	RTC	Included				
	Power button	On/off				
	Reset switch	HW reset				
	UART	One (1) 4 pin (Tx,Rx,3.3V,GND)				
	JTAG	One (1) 2x5pin				
	USB	One (1) mini-USB OTG				
	Micro SD slot	One (1)				
	Ethernet LAN	One (1) Gigabit LAN 1x 12pin for RJ45 cable				
SoM Board	SDIO	One (1) 2x5pin				
Son Board	GPIO	One (1) 2x5pin				
	Power in	One (1) Micro USB 5V/2A				
	LEDs	System Power on				
		Local peripheral USB LED				
		System boot status LED (SW control)				
		Ethernet LED (via a Ethernet RJ45 connector cable)				
	SO-DIMM Gold Finger	204pin				
		·				
	Discoursian Circ. / Lawren	Please refer to the next page for detail				
	Dimension Size / Layer	67.6 x 80mm				
	RoHS	Yes				
Others	Certification	TBC				
Others	Software Support	Linux, Android 4.0.4				
Environment	Operating Temperature	0 ~60 degree (Commercial) -30~70 degree (Industrial grade per demand request)*				
Single brown box includes accessories: Adaptor, QSG USB OTG, RJ45 cable (optional)		TBC				


[&]quot; * " Means optional SKU per request

i.MX6 SoM MF0100 PCB Placement

Size: 67.6 x 80 mm



Front View



Rear View

Micro SD Slot



204pin SO-DIMM Gold Finger MF0100 SoM Board
Designed by FIC to provide a flexible solution for fast OEM platform enablement.

Insert the 204pin SO-DIMM Gold Finger of MF0100 SoM board to connect the Carrier Board then push down.

Carrier Board

For extending the needs of product I/O functions per customer's request.

MF0100 SoM Board Function Pin Definition



						R3 SODIMM Interfac			
Pin	Signal	1/0	Description	Power Level		Signal	1/0	Description	Power Leve
1	VCC5V	- 1	DC Input, Max: 5.5V, Norm: 5V, Min: 4.8V	5V	2	VCC5V		DC Input,Max:5.5V,Norm:5V,Min:4.8V	5V
3	VCC5V	- 1	DC Input, Max: 5.5V, Norm: 5V, Min: 4.8V	5V	4	VCC5V		DC Input,Max:5.5V,Norm:5V,Min:4.8V	5V
5	DISPO_DAT23	0	LCD Data Bit 23		6	VCC5V		DC Input,Max:5.5V,Norm:5V,Min:4.8V	5V
7	DISPO_DAT18	0	LCD Data Bit 18		8	DISP0_PWR_EN	0	LCD Power Enable/Disable	
9	DISP0_DAT20	0	LCD Data Bit 20		10	DISP0_DAT22	0	LCD Data Bit 22	
11	DISP0_DAT14	0	LCD Data Bit 14		12	DISP0_DAT21	0	LCD Data Bit 21	
13	DISP0_DAT17	0	LCD Data Bit 17		14	DISP0_DAT16	0	LCD Data Bit 16	
15	DISP0_DAT11	0	LCD Data Bit 11		16	DISP0_DAT19	0	LCD Data Bit 19	
17	DISP0_DAT9	0	LCD Data Bit 9		18	DISPO_DAT15	0	LCD Data Bit 15	
19	DISP0_DAT8	0	LCD Data Bit 8		20	DISP0_DAT12	0	LCD Data Bit 12	Т
21	DISP0_DAT7	0	LCD Data Bit 7		22	DISPO_DAT13	0	LCD Data Bit 13	
23	DISPO DATO	0	LCD Data Bit 0		24	DISPO DAT6	0	LCD Data Bit 6	
25	DISPO DAT5	0	LCD Data Bit 5		26	DISPO_RST_N	0	LCD Reset Signal	
27	DISPO_DAT1	0	LCD Data Bit 1		28	DISPO_DAT2	0	LCD Data Bit 2	_
	DISPO DAT4	0	LCD Data Bit 4			DISPO DAT10	0	LCD Data Bit 10	$\overline{}$
31	DISPO HSYNC	0	LCD Horizontal Synchronization		32	DISP0_DAT3	0	LCD Data Bit 3	+
33	GND		Ground		34	DISP0_DRDY	Ō	LCD Data Ready	+
35	DISPO CLK	0	LCD Pixel Clock		36	DISP0_VSYNC	0	LCD Vertical Synchronization	+
37	GND		Ground		38	SPI_MOSI	ō	Serial Peripheral Interface Master Output; Slave	+
39	UART2_CTS		Clear To Send		40	SPI_MISO	l i	Serial Peripheral Interface Master Input; Slave	+
41	UART2 RXD	i	Serial Data Receive		42	SPI_SCLK		Serial Peripheral Interface Clock	+
43	UART2_TXD	0	Serial Data Transmit		44	SPI_SEL	ō	Serial Peripheral Interface Chip Select	+
45	UART2_RTS	0	Request To Send		46	UART3_CTS	Ť	Clear To Send	+
47	MX6_ONOFF	i	System ON/OFF & Suspend/Wake-up Control, Active		48	UART3 RXD	l i	Serial Data Receive	+
49	POR B	0	Power ON Reset, Active Low		50	UART3 TXD	Ö	Serial Data Transmit	+
51	GPIO3 17	1/0	General Purpose I/O	3.3V	52	UART3 RTS	0	Request To Send	+
	USB_H1_OC	1,0	USB VBUS Power Over-Current Flag	3.54	54	PWM3	1 0	Pulse Width Modulator 1 (Shared Pin with	+
	USB H1 PWR EN	0	USB VBUS Power Enable/Disable		56	SD4_DATA7	1/0	SD Data7, for 8 bit mode	+
57	USB_VBUS	0	USB Host Power Input, Max:5.25V, Norm:5V, Min:4.4V	5V	58	SD4_DATA4	1/0	SD Data7, for 8 bit mode	+
	USB_H1_DN	1/0	USB Host Negative Data Lane	30	60	SD4_DATA0	1/0	SD Data4, for 8 bit mode SD Data0, for 1/4/8 bit Mode	+
	USB_H1_DP	1/0	USB Host Postive Data Lane			SD4_DATA0	1/0	SD Data0, for 1/4/8 bit Mode or Read Wait	+
63	GND	1/0	Ground		64	BOOT_SEL	1 70	Boot Device Select	+
65	UART1_CTS		Clear To Send		66	SD4_CLK	 	SD Clock for MMC/SD/SDIO	+
	UART1_RTS	0	Request To Send	-	68	GND	+ -	Ground	+
69	PWM1	0	<u> </u>		70	SD4_DATA6	1/0	SD Data6, for 8 bit mode	+
71	GPIO2_5	1/0	Pulse Width Modulator 1 (Shared Pin with SD1_DAT3) General Purpose I/O	3.3V	72	SD4_DATA6 SD4_DATA3	1/0		+
73								SD Data3, for 4/8 bit mode	+
	GPIO2_0	0	General Purpose I/O	3.3V	74	SD4_DATA1	1/0	SD Data5, for 8 bit mode	+
75	GPIO2_4	1/0	General Purpose I/O	3.3V	76	SD4_DATA1	1/0	SD Data1, for 4/8 bit Mode	+
77	GPIO6_15	1/0	General Purpose I/O	3.3V		SD4_CMD	1/0	SD Command Line	+
79 81	GPIO6_14 GPIO6_10	I/O I/O	General Purpose I/O General Purpose I/O	3.3V 3.3V		GPIO6_7 GPIO6_11	1/0	General Purpose I/O General Purpose I/O	+

All dates, plans and specification are subject to change without prior notice. All other company, logo and product names may be trademarks of their respective owners.

MF0100 SoM Board Function Pin Definition



83	SYS_ON_OFF_CTL	0	Auxiliary System ON/OFF Control		84	GND		Ground
85	GPIO6_16	1/0	General Purpose I/O	3.3V	86	SATA_RXP		SATA Postive Receive Data Lane
87	GPIO6_9	1/0	General Purpose I/O	3.3V	88	SATA_RXN		SATA Negative Receive Data Lane
89	GPIO6_8	1/0	General Purpose I/O	3.3V	90	GND		Ground
91	SD3_WP	- 1	SD Card Write Protect Detect		92	SATA_TXN	0	SATA Negative Transmit Data Lane
93	SD3_CD_B	- 1	SD Card Detection Pin for MMC/SD		94	SATA_TXP	0	SATA Postive Transmit Data Lane
95	SD3_DATA2	1/0	SD Data2, for 4/8 bit Mode or Read Wait		96	GND		Ground
97	SD3_DATA3	1/0	SD Data3, for 4/8 bit mode		98	CSI_D0P	1/0	MIPI Camera Serial Interface Postive Data Lane 0
99	GND		Ground		100	CSI_D0M	1/0	MIPI Camera Serial Interface Negative Data Lane 0
101	SD3_CLK	0	SD Clock for MMC/SD/SDIO		102	GND		Ground
103	GND		Ground		104	CSI_CLK0P	0	MIPI Camera Serial Interface Postive Clock Lane
105	SD3_DATA0	1/0	SD Data0, for 1/4/8 bit Mode		106	CSI_CLK0M	0	MIPI Camera Serial Interface Negative Clock Lane
107	SD3_DATA4	1/0	SD Data4, for 8 bit mode		108	GND		Ground
109	SD3_DATA6	1/0	SD Data6, for 8 bit mode		110	CSI_D2P	1/0	MIPI Camera Serial Interface Postive Data Lane 2
111	SD3_DATA1	1/0	SD Data1, for 4/8 bit Mode		112	CSI_D2M	1/0	MIPI Camera Serial Interface Negative Data Lane 2
113	SD3_DATA7	1/0	SD Data7, for 8 bit mode		114	GND		Ground
115	SD3_DATA5	1/0	SD Data5, for 8 bit mode		116	CSI_D3M	1/0	MIPI Camera Serial Interface Negative Data Lane 3
117	SD3_CMD	1/0	SD Command Line		118	CSI_D3P	1/0	MIPI Camera Serial Interface Postive Data Lane 3
119	GND		Ground		120	GND		Ground
121	PCIe_CREFCLKM	0	PCIe Negative Reference Clock Lane		122	CSI_D1P	1/0	MIPI Camera Serial Interface Postive Data Lane 1
123	PCIe_CREFCLKP	0	PCIe Postive Reference Clock Lane		124	CSI_D1M	1/0	MIPI Camera Serial Interface Negative Data Lane 1
125	GND		Ground		126	GND		Ground
127	PCIe_TXM	0	PCIe Negative Transmit Data Lane		128	DSI_CLK0P	0	MIPI Display Serial Interface Postive Clock Lane
129	PCIe_TXP	0	PCIe Postive Transmit Data Lane		130	DSI_CLK0M	0	MIPI Display Serial Interface Negative Clock Lane
131	GND		Ground		132	GND		Ground
133	PCIe_RXP	- 1	PCIe Negative Postive Data Lane		134	DSI_D0M	1/0	MIPI Display Serial Interface Negative Data Lane 0
135	PCIe_RXM	- 1	PCIe Negative Receive Data Lane		136	DSI_DOP	1/0	MIPI Display Serial Interface Postive Data Lane 0
137	GND		Ground		138	GND		Ground
139	I2S_LRCLK	1/0	I2S Frame Clock		140	DSI_D1M	1/0	MIPI Display Serial Interface Negative Data Lane 1
141	I2S_SCLK	0	I2S bit Clock		142	DSI_D1P	1/0	MIPI Display Serial Interface Postive Data Lane 1
143	I2S_DIN	ı	I2S Data Input		144	GND		Ground
145	I2S_DOUT	0	I2S Data Output		146	CAN1_STBY	0	CAN Bus Standby Mode Control
147	I2C1_SDA	1/0	I2C Serial Data	3.3V	148	CAN1_RXD	ı	CAN Bus Data Receive
149	I2C1_SCL	0	I2C Serial Clock	3.3V	150	CAN1_TXD	0	CAN Bus Data Transmit
151	UART1_RXD	- 1	Serial Data Receive		152	CSI0_DAT19	1/0	Camera Sensor Interface Data bit 7
	UART1_TXD	0	Serial Data Transmit			CSI0_DAT17	1/0	Camera Sensor Interface Data bit 5
155	PCIE_WAKE_B	ı	PCIe Wake -Up Event		156	CSIO_DAT16	1/0	Camera Sensor Interface Data bit 4
	I2C3_SDA	1/0	I2C Serial Data	3.3V	158	CSI0_DAT15	1/0	Camera Sensor Interface Data bit 3
	I2C3_SCL	0	I2C Serial Clock	3.3V		CSIO_DAT13	1/0	Camera Sensor Interface Data bit 1
	WDOG_B	0	Watch-Dog Signal Output			CSI0_DAT12	1/0	Camera Sensor Interface Data bit 0
163	I2C2 SCL	0	I2C Serial Clock (HDMI)	3.3V	164	CSIO DAT14	1/0	Camera Sensor Interface Data bit 2

All dates, plans and specification are subject to change without prior notice. All other company, logo and product names may be trademarks of their respective owners.

MF0100 SoM Board Function Pin Definition



165	I2C2_SDA	1/0	I2C Serial Data (HDMI)	3.3V	166	CSI0_DAT18	1/0	Camera Sensor Interface Data bit 6
167	UART5_RTS	0	Request To Send		168	CSI0_HSYNC	0	Camera Sensor Interface Horizontal Synchronization
169	UART5_RXD	_	Serial Data Receive		170	CSI0_VSYNC	0	Camera Sensor Interface Vertical Synchronization
171	UART5_TXD	0	Serial Data Transmit		172	GND		Ground
173	UART5_CTS		Clear To Send		174	CSI0_PCLK	0	Camera Sensor Interface Pixel Clock
175	GND		Ground		176	GND		Ground
177	LVDS0_TX2_P	0	Positive LVDS Data Lane 2		178	LVDS0_TX0_P	0	Positive LVDS Data Lane 0
179	LVDS0_TX2_N	0	Negative LVDS Data Lane 2		180	LVDS0_TX0_N	0	Negative LVDS Data Lane 0
181	GND		Ground		182	GND		Ground
183	LVDS0_TX1_P	0	Positive LVDS Data Lane 1		184	LVDS0_TX3_P	0	Positive LVDS Data Lane 3
185	LVDS0_TX1_N	0	Negative LVDS Data Lane 1		186	LVDS0_TX3_N	0	Negative LVDS Data Lane 3
187	GND		Ground		188	GND		Ground
189	LVDS1_TX0_N	0	Negative LVDS Data Lane 0		190	LVDS0_CLK_P	0	Positive LVDS Clock Lane
191	LVDS1_TX0_P	0	Positive LVDS Data Lane 0		192	LVDS0_CLK_N	0	Negative LVDS Clock Lane
193	GND		Ground		194	GND		Ground
195	LVDS1_TX1_P	0	Positive LVDS Data Lane 1		196	LVDS1_CLK_P	0	Positive LVDS Clock Lane
197	LVDS1_TX1_N	0	Negative LVDS Data Lane 1		198	LVDS1_CLK_N	0	Negative LVDS Clock Lane
199	GND		Ground		200	GND		Ground
201	LVDS1_TX2_N	0	Negative LVDS Data Lane 2		202	LVDS1_TX3_P	0	Positive LVDS Data Lane 3
203	LVDS1_TX2_P	0	Positive LVDS Data Lane 2		204	LVDS1_TX3_N	0	Negative LVDS Data Lane 3